research unit 1
 

This site is powered by Aigaion - A PHP/Web based management system for shared and annotated bibliographies. For more information visit Aigaion.nl.SourceForge.hetLogo

Publication

Type of publication:Article
Entered by:chita
TitleDesign and performance evaluation of a programmable Packet Processing Engine (PPE) suitable for high-speed network processors units
Bibtex cite IDRACTI-RU1-2007-113
Journal Microprocessors and Microsystems
Year published 2007
Month May
Volume 31
Number 3
Pages 188-199
Keywords Embedded networking systems; Network processor; Special-purpose processor
Abstract
In this paper, we present a Programmable Packet Processing Engine suitable for deep header processing in high-speed networking systems. The engine, which has been fabricated as part of a complete network processor, consists of a typical RISC-CPU, whose register Wle has been modiWed in order to support eYcient context switching, and two simple special-purpose processing units. The engine can be used in a number of network processing units (NPUs), as an alternative to the typical design practice of employing a large number of simple general purpose processors, or in any other embedded system designed to process mainly network protocols. To assess the performance of the engine, we have proWled typical networking applications and a series of experiments were carried out. Further, we have compared the performance of our processing engine to that of two widely used NPUs and show that our proposed packet-processing engine can run speciWc applications up to three times faster. Moreover, the engine is simpler to be fabricated, less complex in terms of hardware complexity, while it can still be very easily programmed.
Authors
Vlachos, Kyriakos
Orphanoudakis, T
Papaeftathiou, Y
Nikolaou, N
Pnevmatikatos, D
Konstantoulakis, G
Sanchez-P, J.A
Topics
Top
BibTeXBibTeX
RISRIS
Attachments
elsevier%20-%20micro.pdf (main file)
 
Publication ID469